Welcome![Sign In][Sign Up]
Location:
Search - vhdl dual port ram

Search list

[VHDL-FPGA-Verilogsyncram_2p

Description: 这个一个基于amba总线的双端口ram的vhdl语言程序-The amba bus-based dual-port ram in vhdl language program
Platform: | Size: 2048 | Author: cws | Hits:

[VHDL-FPGA-Verilogdpram2

Description: vhdl写的双口ram,真正实现双口通信-I write vhdl dual ram, true dual-port communication
Platform: | Size: 2832384 | Author: fenglei | Hits:

[VHDL-FPGA-VerilogNET2

Description: This file with the wavelet transf Mallat implementation of wavelet Verilog hdl code modules for radi Modelsim 6.6 crack, can be used f A written using Verilog DDR2 cont Simple CPU VHDL implementation an Dual-port RAM design, using Veril Verilog language, a hardware-base FPGA embedded project combat, Man Application FPGA, FPGA-chip hardw Mallat implementation of wavelet Layer of one-dimensional wavelet
Platform: | Size: 1852416 | Author: sansfroid | Hits:

[VHDL-FPGA-Verilogram_fpgavhdl

Description: fpga vhdl实现一个标准双端口ram,可以作为单端口或者双端口用 -fpga vhdl achieve a standard dual-port ram, can be used as a single port or dual port with a
Platform: | Size: 3072 | Author: 站长 | Hits:

[VHDL-FPGA-VerilogPackage

Description: Package consists of two pdf files: i)cdr project: theory and implementation of vhdl ii)I2C bus controller: xilinx implementation of uC interface on CPLD Package consists of 7 vhdl files: string_detector: detects the continuous string of 111 led_driver: code for running leds on dvpt board clk_div: clock divider circuitry (component for led code) mem: memory component for led code ram_dual: dual port ram implementation-Package consists of two pdf files: i)cdr project: theory and implementation of vhdl ii)I2C bus controller: xilinx implementation of uC interface on CPLD Package consists of 7 vhdl files: string_detector: detects the continuous string of 111 led_driver: code for running leds on dvpt board clk_div: clock divider circuitry (component for led code) mem: memory component for led code ram_dual: dual port ram implementation
Platform: | Size: 4604928 | Author: Sharav | Hits:

[VHDL-FPGA-Verilogtrue_dual_port_ram_single_clock

Description: Quartus II VHDL Template. True Dual-Port RAM with dual clock.
Platform: | Size: 1024 | Author: Trung | Hits:

[VHDL-FPGA-Verilogtrue_dual_port_ram_dual_clock

Description: Quartus II VHDL Template True Dual-Port RAM with dual clock
Platform: | Size: 1024 | Author: Trung | Hits:

[VHDL-FPGA-VerilogRAM_VHDL

Description: 用VHDL描述了一个32KBit的独立的读写时钟、使能、地址的双口RAM,-VHDL description of a 32KBit with independent read and write clock, enable, address the dual-port RAM,
Platform: | Size: 1024 | Author: dengyaohui | Hits:

[VHDL-FPGA-VerilogIDT7005

Description: 双端口静态RAM的VHDL程序,具体芯片型号为IDT7005-DUAL-PORT STATIC RAM
Platform: | Size: 3373056 | Author: shufengxiong | Hits:

[Internet-Network635355963606373750

Description: 本文介绍了应用FPGA实现对高速A/D转换芯片的控制电路,介绍了这一控制的设计思想,并提出了通过双口RAM实现FPGA与慢速度的单片机进行双机数据通信处理的解决方案。-   Data acquisition is an item of indispensable technology which is essential to the industrial control system. As the increasing need for speed performance of the data collection requirements, FPGA technology came into being. This paper introduces the high-speed A/D converter by using FPGA chip control circuit detailing, discussing the design of the control circuit, at the same time submitting the FPGA through dual-port RAM and slow-speed single-chip dual-computer data communications solutions. FPGA and Single-chip microcomputer mutual coordination work, control the data acquisition system, and Single-chip microcomputer with rich peripherals can be extended accordingly. The circuit of the design that use VHDL language to complete. Through the program designing and testing, the voltage information which is showed in the PC through serial port transmission collected ultimately. It is successful to realize the mutual communication between FPGA and single-chip microcomputer.
Platform: | Size: 117760 | Author: 陈建华 | Hits:

[Otherdual_port_ram

Description: True dual port ram VHDL implementation
Platform: | Size: 1024 | Author: slalom | Hits:

[Otherdualporttst-1_1

Description: interfacing dual port ram in vhdl
Platform: | Size: 195584 | Author: franofcholet | Hits:
« 1 2 3»

CodeBus www.codebus.net